

Inventors:

J-C Huang

B. Oh

Y. M. Huang

S. Du

Attorney:

Donald E. Schreiber

A Professional Corporation Post Office Box 61450

Sunnyvale, California 94088-4150

CLAIM OF PROVISIONAL APPLICATION RIGHTS

This application claims the benefit of United States Provisional Patent Application No. 60/107,995, filed November 11, 1998, and No. 60/121,643, filed February 24, 1999.

5

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to security protection for computers and other microprocessor controlled devices. More specifically, the invention relates to a method and apparatus for preventing the unauthorized use of such devices.

Description of the Prior Art

Numerous security systems and approaches have been developed for computers, computer systems and applications employing personal computers. Some of these security techniques seek to render the personal computer immobile by physically attaching it to some larger and heavier object. Other security techniques attempt to prevent unauthorized use of a personal computer and/or limit or prevent access to particular information stored on the computer.

Conventional approaches for preventing unauthorized use of personal computers and/or for limiting access to particular information stored on the computer include passwords, encryption,

20

·D

20

digital signatures, access control lists, and the like. These techniques may be employed at varying levels of access to the personal computer. For example, during the boot process the operating system may ask the user to enter a password. Or, a particular application program may ask a user for a password before allowing the user to execute the program. Likewise, access control lists may be used to limit a user's access to specified programs or to data at various levels of operation within a particular program. Specified users may have read and write privileges, while other users may be restricted to read only privileges.

However, all conventional approaches to computer security, other than rendering the personal computer immobile, become active only after the personal computer is energized and executing a computer program. However, mobility is an essential characteristic of portable, laptop or notebook personal computers, as well as other similar portable electronic devices that employ integrated circuit ("IC") digital computers. Because all such information processing appliances are inherently mobile and because they are comparatively valuable, their theft has become a significant problem. Once such a device has been stolen, even if the information stored within the device remains protected by one or more of the techniques identified above, new software may be installed in the device thereby restoring its commercial value to a new "purchaser."

If such a mobile information processing appliance were to become completely inoperable after being stolen, analogous to the inoperability of automobile radios after being removed from their original vehicle, the economic motive for stealing information processing appliances would disappear. Not only would inoperability of information processing appliances reduce the economic motive for stealing mobile information processing appliances, it would further increase the security of information stored in such appliances.

BRIEF SUMMARY OF THE INVENTION

An object of present invention is to disable an information processing appliance, such as a portable, laptop or notebook personal computer, so it becomes inoperable until unlocked by its authorized user.

Another object of the present invention is to discourage theft of information processing appliances such as a portable, laptop or notebook personal computers.

Another object of the present invention is to enhance security for information processing appliances including portable, laptop or notebook personal computers.

Another object of the present invention is to facilitate use of information processing appliances including portable, laptop or notebook personal computers.

Briefly, an electronic device in accordance with the present invention includes both a digital computer and a power subsystem for energizing operation of the digital computer. Also included in the electronic device is a pre-boot security controller that receives electrical power even though the power subsystem is not energizing operation of the digital computer. Moreover, the pre-boot security controller is coupled to the power subsystem for enabling the power subsystem to energize operation of the digital computer only after the pre-boot security controller receives a pre-recorded user password.

Ū

Ū

20

The pre-boot security controller is preferably an IC which includes a nonvolatile password memory that stores at least one user password. The pre-boot security controller also includes a password input circuit for receiving a password that is to be compared with any user passwords recorded in the password memory. If the pre-boot security controller is in a security operating mode, a digital logic circuit included in the pre-boot security controller compares the password received by the password input circuit with any user passwords recorded in the password memory. If the password received by the password input circuit matches a user passwords recorded in the password memory, an output circuit included in the pre-boot security controller, which is coupled to the digital logic circuit, transmits an output signal to the power

20

subsystem that enables the power subsystem to energize the digital computer's operation.

In a preferred embodiment of the pre-boot security controller, the password input circuit is a keypad interface, and the electronic device includes a security keypad that is coupled to the keypad interface. In this preferred embodiment, a user of the electronic device enters a password using the security keypad that is compared with the user passwords recorded in the password memory. password input circuit of the pre-boot security controller receives a password which matches a user password recorded in the password memory, the pre-boot security controller transitions from the security operating mode to a application operating mode which energizes the digital computer's operation. When in the application operating mode the pre-boot security controller preserves data about pressings of the security keypad rather than comparing such pressing with passwords recorded in the password memory. envisioned that a computer program executed by the digital computer may be advantageously enabled to respond to recorded keypad pressing by initiating execution of a specific application computer program that a user has previously associated with a specific key.

This preferred embodiment of the pre-boot security controller also includes a System Management Bus ("SMBus") interface that exchanges data with a SMB host included in the electronic device. A computer program executed by the digital computer included in the

electronic device may exchange data with the pre-boot security controller via its SMBus interface. Data exchanged between the computer program and the pre-boot security controller may program its security features, or may permit the computer program to ascertain which key of the security keypad has been pressed when the pre-boot security controller is in its application operating mode.

These and other features, objects and advantages will be understood or apparent to those of ordinary skill in the art from the following detailed description of the preferred embodiment as illustrated in the various drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram illustrating a portion of an electronic device in accordance with the present invention that includes a digital computer, a power subsystem and a pre-boot security controller in accordance with the present invention; and

FIG. 2 is a block diagram illustrating in greater detail the pre-boot security controller of the present invention that is depicted in FIG. 1.

DETAILED DESCRIPTION

FIG. 1 depicts a portion of an electronic device such as a portable, laptop or notebook personal computer, referred to by the general reference character 20, that includes an IC digital computer 22. During normal operation of the electronic device 20, a power subsystem 24 supplies electrical power that energizes operation of the digital computer 22 together with other portions of the electronic device 20 not illustrated in FIG. 1. The power subsystem 24 receives electrical power from an electrical power source such as an AC/DC adapter or batteries via an input-power line 26 for conversion to and regulation of voltages suitable for energizing operation of the digital computer 22. In the illustration of FIG. 1, the power subsystem 24 includes a DC/DC converter 32 that supplies converted and regulated main operating mode power and suspend operating mode power to the digital computer 22, and to other portions of the electronic device 20 not illustrated in FIG. 1, respectively via output-power lines 34a and 34b. present on a system-power-switch line 36 enables or disables the DC/DC converter 32 for energizing operation of the entire electronic device 20.

In accordance with the present invention, the electronic device 20 also includes an IC pre-boot security controller 42 that receives VCC electrical power from the DC/DC converter 32 via a VCC power line 44. The DC/DC converter 32 supplies VCC electrical

power to the pre-boot security controller 42 continuously whenever the DC/DC converter 32 receives electrical power via the signal present on the line 26 and the system-power-switch line 36 enables DC/DC converter 32 for energizing operation of the entire electronic device 20. Referring now to FIG. 2, the pre-boot security controller 42 includes a clock control 48 that supplies a CLK signal to a digital logic state Operation of the state machine 52 may place the machine 52. pre-boot security controller 42 into any one of three different operating modes.

SOLUTION CONTROLLED CO

₽15

20

: 🔟

when the DC/DC converter 32 first supplies VCC electrical power to the pre-boot security controller 42, a signal supplied to the pre-boot security controller 42 via a RST# signal-line 54 is negated and a password has been previously recorded into a 512 byte nonvolatile, electronically rewritable flash memory 56, the pre-boot security controller 42 enters a security operating mode. When the pre-boot security controller 42 is in the security operating mode, an output control 62, included in the pre-boot security controller 42, transmits signals to the DC/DC converter 32 via a OUT_PWR# signal-line 64 and an OUT_SUS# signal-line 66 that inhibit the DC/DC converter 32 from energizing operation of the digital computer 22, and other portions of the electronic device 20 not illustrated in FIG. 1. Thus, while the signals present on the OUT_PWR# signal-line 64 and OUT_SUS# signal-line 66 are asserted,

20

the electronic device 20, except for the pre-boot security controller 42, the clock control 48 and a portion of the DC/DC converter 32, is inoperable. Moreover, to apprise a user of the electronic device 20 that the pre-boot security controller 42 is in the security operating mode, the output control 62 transmits a signal on a LED signal-line 68 which illuminates a LED included in a status output subsystem 72 illustrated in FIG. 1.

The pre-boot security controller 42 also includes a password input circuit 82 which is a keypad input circuit in the preferred embodiment illustrated in FIG. 2. As better illustrated in FIG. 1, a keypad bus 84 couples the password input circuit 82 to a 4-button The preferred password input circuit 82 security keypad 86. permits the security keypad 86 to operate with either one or the other of two different classes of keypads. One class of security keypad 86 employs scanning similar to that used for a conventional personal computer keyboard. This class of keypad supplies a patterned scanning output to the keys while monitoring every key's input. A match between the patterned scanning output and a key indicates that the key is being pressed. The other class of security keypad 86 provides individual switches for each of the Each switch included in the keypad has its own output For switch type keypads pressing a key grounds the signal at that key's output terminal.

DOCKET NO. 2139

Using the security keypad 86, a user of the electronic device 20 may present a password to the state machine 52 for comparison with one or more passwords recorded in the flash memory 56. entering the security operating mode, the state machine 52 starts an ESCAPE timer that pressing any button on the security keypad 86 resets. While the ESCAPE timer is running the output signal from the output control 62 on the LED signal-line 68 keeps the LED illuminated. If for any reason the user does not finish entering the password sequence before the ESCAPE timer expires, even though the pre-boot security controller 42 remains in the security operating mode the output control 62 transmits a signal on a siren signal-line 88 to generate a warning beep on a siren included in the status output subsystem 72. In addition to sounding a warning beep on the siren, the state machine 52 increases a count of failed password attempts by one (1). If the count of failed password attempts reaches three (3), the state machine 52 starts a siren timer and the output control 62 transmits a signal on the siren signal-line 88 which by default activates the siren for one (1) While the siren is sounding throughout the interval minute. established by the siren timer, the user may still enter a valid However, if the siren timer expires, the pre-boot password. security controller 42 stops the siren and enters a suspend operating mode. After the pre-boot security controller 42 enters

11

II III5

ū

ı.D

20

- 11 -

the suspend operating mode, the process for entering a password may again be restarted.

When the user enters a password that is recorded in the flash memory 56, the state machine 52 exits the security operating mode and enters an application operating mode thereby operationally unlocking the electronic device 20. Transition of the state machine 52 from the security operating mode to the application operating mode causes the output control 62 to negate the signals present on the OUT_PWR# signal-line 64 and the OUT_SUS# signal-line 66 which causes the DC/DC converter 32 to energize the operation of the remainder of the electronic device 20.

A mode selection circuit 92 included in the pre-boot security controller 42 may receive input signals via a SUSPEND# signal-line 94 and via a PWROFF# signal-line 96. When the electronic device 20 is unlocked, the state machine 52 responds to assertion of signals received via the keypad bus 84 and/or the PWROFF# signal-line 96 by negating the signals present on the OUT_PWR# signal-line 64 and on the OUT_SUS# signal-line 66. Negation of these two signals turns-off electrical power to the electronic device 20 except for the pre-boot security controller 42, the clock control 48 and a portion of the DC/DC converter 32. Such an event may occur when the user turns the electronic device 20 off. However, such an event may also occur if a computer program executed by the digital computer 22 causes the electronic device 20 to enter a power conserving

J

: 🛅

20

:D

: 🗓

20

5

operating mode in which the current operating state of the electronic device 20 is stored into a nonvolatile memory such as a hard disk, and in which operation of the digital computer 22 and other portions of the electronic device 20 are suspended.

Upon suspending operation of the electronic device 20, the pre-boot security controller 42 correspondingly enters its suspend operating mode. If the pre-boot security controller 42 is in the suspend operating mode, toggling a signal supplied to the mode selection circuit 92 via an ARM# signal-line 98 transitions the pre-boot security controller 42 from the suspend operating mode to its security operating mode. If the pre-boot security controller 42 enters the security operating mode from the suspend operating mode, as mentioned previously restoring the electronic device 20 to full operation requires that the user enter a password that is recorded in the flash memory 56. However, if the state machine 52 remains in the suspend operating mode following entry of a valid password and does not enter the suspend operating mode, then the electronic device 20 may be restored to full operation without the user re-entering a password.

The flash memory 56 preferably records two different types of passwords, two (2) user passwords and a supervisor password that acts as a master key for the electronic device 20. Both the user passwords and the supervisor password are twenty (20) bits long. In combination with the 4-button security keypad 86, recording

twenty (20) bit long passwords provides more than 800,000 possible password consisting of between one (1) and five (5) successive key combinations. The separate twenty (20) bit supervisor password together with two (2) twenty (20) bit user passwords accommodates most corporate or individual security needs.

The pre-boot security controller 42 preferably provides two different ways the user passwords and the supervisor password may be recorded. One way for recording these passwords employs the security keypad 86. To place the pre-boot security controller 42 into a user password entry mode the user concurrently presses an enter key 102 and a number one key 104 continuously through a five second interval. To place the pre-boot security controller 42 into a supervisor password entry mode the user concurrently presses a enter key 102 and a number two key 106 continuously through a five second interval. While in either the user or supervisor password entry modes, the signal supplied to the status output subsystem 72 via the LED signal-line 68 causes the LED to blink on and off until the user again presses the security keypad 86.

As depicted in FIG. 1, the password input circuit 82 receives input signals from four (4) numeric keys 104 through 112 and from the enter key 102. Operation of the state machine 52 and the capacity of the flash memory 56 permits recording up to five (5) successive combinations of all four numeric keys 104 through 112, i.e. five (5) successive numbers each having a value between one

DOCKET NO. 2139

(1) and fifteen (15). After pressing one (1) to five (5) successive combinations of the four (4) numeric keys 104 through 112, pressing the enter key 102 records the password into the flash memory 56. After entering either password, the pre-boot security controller 42 enters the security operating mode upon restarting the electronic device 20, or upon asserting of the signal present on the ARM# signal-line 98.

A SMBus interface 122 included in the pre-boot security controller 42 provides a second way by which the user and supervisor passwords may be recorded into the flash memory 56. depicted in FIG. 1, a SMBus 124 interconnects the SMBus interface 122 of the pre-boot security controller 42 with a SMBus host 126 included in the electronic device 20. Usually the electronic device 20 provides the SMBus host 126 in one of two different ways. One way in which the electronic device 20 provides the SMBus host 126 is by including a system controller IC that has the SMBus host Intel Corporation 82371SB identified IC A description of Intel's Southbridge IC, that is "Southbridge." hereby incorporated by reference, can be obtained at the following Internet address.

ŭ

20

J15

http://developer.intel.com/design/intarch/embdmodl.htm

Another way in which the pre-boot security controller 42 can provide the SMBus host 126 is by including an embedded controller, a keyboard controller or a power management controller IC that has

the SMBus host 126. Additional, more detailed information about the SMBus specifications and protocol is provided by:

System Management Bus Specification, Revision 1.1, © 1996, 1997, 1998, Benchmarq Microelectronics Ind., Duracell Inc., Energizer Power Systems, Intel Corporation, Linear Technology Corporation, Maxim Integrated Products, Mitsubishi Electric Corporation, National Semiconductor Corporation, Toshiba Battery Co., Varta Batterie AG, December 11, 1998; and

System Management Bus BIOS Interface Specification, Revision
1.0, © 1996, Benchmarq Microelectronics Ind., Duracell
Inc., Energizer Power Systems, Intel Corporation, Linear
Technology Corporation, Maxim Integrated Products,
Mitsubishi Electric Corporation, National Semiconductor
Corporation, Toshiba Battery Co., Varta Batterie AG,
February 15, 1995.

The publications listed above are hereby incorporated by reference as though fully set forth here.

In accordance with the SMBus specification, the SMBus interface 122 uses an input SMBus clock signal-line 132, a bidirectional SMBus data-input/output signal-line 134, and an output SMBus alert signal-line 136 included in the SMBus 124 for exchanging data with the SMBus host 126. In exchanging data with

17 CH LL 10 1 THE 14 ₩15 ű : []

the SMBus host 126, the pre-boot security controller 42 uses the SMBus Write Word and Read Word protocols.

To permit recording the user or supervisor passwords into a OEM Defined Flash Memory (ODFM) space in the flash memory 56, the pre-boot security controller 42 includes an OEM Defined Index Port ("ODIP"). A write only register in a register block 142 included in the state machine 52, the Programmable OEM Defined Index ("ODI") register, specifies an index or sub-address that has been assigned that must be used communicating with the ODIP via the SMBus 124. The data in a high-order byte of the ODI register, which is physically located in the flash memory 56, has a default value of A manufacturer of the electronic device 20 may arbitrarily select and record an index or sub-address value of 40h to 0FEh into the ODI register. The value present in the ODI register effectively specifies a port address that the SMBus host 126 must use in accessing user or supervisor passwords, or other security features of the pre-boot security controller 42. Thus, either using the default value of 40h or another ODIP index or sub-address recorded by the manufacturer into the ODI register, commands from the SMBus 20 host 126 may access secure areas in the flash memory 56 such as those storing passwords or other security information.

A WR ODIP_OK status bit in a Password Status register, also included in the register block 142, indicates whether an address for the ODIP has been successfully stored into ODI register.

recording user passwords or the supervisor password into the flash memory 56 via the SMBus 124, a computer program must first read this WR_ODIP_OK status bit to confirm that the ODI register contains a valid ODIP index or sub-address. The WR_ODIP_OK status bit can be cleared by writing a "1' to that register location.

An ODIPOTP bit in a OTP register included in the register block 142 permits a manufacturer of the electronic device 20 to permanently protect the ODIP address recorded in the ODI register. The ODIPOTP bit in a OTP register is a sticky bit. That is, the ODIPOTP bit will always remain one (1) after first being set to that value. Moreover, setting the ODIPOTP bit to one (1) prevents subsequently either writing an ODIP address into the ODI register, or even reading the contents of the ODI register. If ODIPOTP bit is set, attempting to read the ODI register always returns a value of "00h." The ODIPOTP bit in the OTP register may be read to determine whether the index stored into the ODI register is write and read protected.

User and supervisor passwords are recorded into the flash memory 56 using the SMBus 124 if such passwords are not already recorded in the flash memory 56 and the SMBus host 126, using the ODIP, transmits a command to the pre-boot security controller 42 to record the password at the appropriate location in the flash memory 56. If a password is already stored in the flash memory 56, then the SMBus host 126 must first transmit a command to the pre-boot

5

security controller 42 which verifies the stored password. After the password to be replaced has been verified, the SMBus host 126 may then transmit a command to the pre-boot security controller 42 to record the password at the appropriate location in the flash memory 56.

The pre-boot security controller 42 permits user and supervisor passwords to be erased if they are no longer needed. New passwords can be entered only if the old one has been erased or verified before recording the new password. Supervisor and user passwords can be erased using the security keypad 86. If the user concurrently presses a number three key 108 and the enter key 102 for more than five (5) seconds and then enters either the user or the supervisor password, the user password will be erased. This feature allows the supervisor to change the user passwords without knowing either user password. After the user passwords have been erased, a new user password can then be entered as described above.

Concurrently pressing a number four key 112 and the enter key 102 for more than five (5) seconds places the pre-boot security controller 42 into a supervisor password erase mode. After the pre-boot security controller 42 enters the supervisor password erase mode, the supervisor password may be erased by entering that password. After the supervisor password has been erased, a new supervisor password can then be entered as described above.

Similar to using the security keypad 86 for entering passwords, when erasing passwords the LED begins blinking and the state machine 52 starts the ESCAPE timer. Depressing any button resets the ESCAPE timer. If for any reason the user does not finish the sequence before the ESCAPE timer expires, the pre-boot security controller 42 returns to its previous state. Following entry of an incorrect password in either of the password erase modes the pre-boot security controller 42 produces an error tone and the pre-boot security controller 42 terminates the password erasing operation.

Erasing user and supervisor passwords from the flash memory 56 using the SMBus 124 requires that the SMBus host 126 first transmit a command to the pre-boot security controller 42 which verifies the stored password. After the password to be erased has been verified, the SMBus host 126 may then transmit an erase command to the pre-boot security controller 42.

The register block 142 also includes a configuration register which includes a bit that a command from the SMBus host 126 may set to prevent entry of user or supervisor passwords using the security keypad 86.

In addition to the user and supervisor passwords, the pre-boot security controller 42 also provides additional locations in the flash memory 56 into which a manufacturer of the electronic device 20, using the ODIP, may record additional security data for the

electronic device 20. For such purposes a manufacturer of the electronic device 20 may record a thirty-two (32) bit long system identification number ("SIN"). The SIN, in principle, permits the manufacturer, if desired, to identify a specific electronic device 20 at some future date. Information stored in the SIN may include model serial number, lot number, manufacture date/place together with other significant information required for customer service. A manufacturer can customize information stored in the SIN to their individual needs.

In addition to the SIN, a manufacturer of the electronic device 20 may also record in the flash memory 56 a twenty (20) bit long KEY which a manufacturer may subsequently use, as explained in greater detail below, in causing the pre-boot security controller 42 generate and record an encrypted version of the SIN. Lastly, a manufacturer may also record in the flash memory 56 a twenty (20) bit long personal identification number ("PIN"). The PIN is a manufacturer controlled master key for the electronic device 20 that enables the manufacturer to unlock the electronic device 20 using the security keypad 86 independently of the user or supervi-20 sor password. The PIN should be unique for every electronic device 20, and should be treated as confidential information by the manufacturer. If an end-user requires assistance in unlocking the electronic device 20 perhaps because the user and supervisor passwords have become unobtainable, after verifying the end-user's

20

5

identity the manufacturer may permit the electronic device 20 to be unlocked using the PIN.

The electronic device 20 permits a manufacturer to employ one or another of two different types of PIN. Similar to a user or supervisor password, a manufacturer records the first type of PIN into the flash memory 56 using the SMBus 124. A PIN recorded into the flash memory 56 in this way is referred to as an "EASY PIN," and is recorded at the same location in the flash memory 56 as the Entering the EASY PIN through the security keypad 86 while the pre-boot security controller 42 is in the security operating mode unlocks the electronic device 20 while concurrently erasing the user and supervisor passwords. The pre-boot security controller 42 generates a second type of PIN by encrypting the SIN with A PIN recorded into the flash memory 56 in this way is the KEY. referred to as a "CIPHERED PIN" as contrasted with the EASY PIN. Similar to the EASY PIN, entry of the CIPHERED PIN through the security keypad 86 while the pre-boot security controller 42 is in the security operating mode also unlocks the electronic device 20 and concurrently erases the user and supervisor passwords.

The EASY PIN and CIPHERED PIN are mutually exclusive. If values have been recorded in the flash memory 56 for both types of PINs, generation of the CIPHERED PIN causes data recorded at the EASY PIN, i.e. KEY, location to be automatically erased. In generating the CIPHERED PIN, the pre-boot security controller 42

٠Ď

ű

15

employs a stream encryption algorithm in which the KEY operates on the SIN on a bit-by-bit basis. The stream algorithm is set forth below.

CYPERED $PIN_p = SIN_s xor KEY_k$

5 Where p = 1 to 20, s = 1 to 20, k = 1 to 20. If any hexadecimal digit of CYPERED PIN is "1111", it can be replaced with a replacement digit ("RD") previously recorded into the flash memory 56 via the SMBus 124.

The pre-boot security controller 42 provides the mutually exclusive EASY PIN and CYPERED PIN so a manufacturer may easily configure security features of the pre-boot security controller 42 for its marketing and customer service organization. Using the SIN and EASY PIN, a manufacturer records both values into the flash memory 56 before shipping the electronic device 20. Conversely, use of the SIN and CYPERED PIN permits delaying recording those values into the flash memory 56 until ownership of the electronic device 20 is registered. Use of the SIN and EASY PIN technique may require only minor changes in production sequence together with accurate data base management. Conversely, use of the SIN and 20 CYPERED PIN technique eliminates any need for manufacturing changes to enable the security features of the pre-boot security controller 42 as products change. However, use of the SIN and CYPERED PIN technique requires a reliable product registration process and maintaining a data base of those registrations.

Ũ

20

The SIN, KEY and EASY PIN can only be accessed for recording, verification and erasure through the SMBus interface 122. However, only the SIN can also be read via the SMBus interface 122. Similar to the ODIP, bits in the Password Status respectively indicate whether a SIN, KEY and EASY PIN are present in the flash memory 56. Also similar to the ODIP, the OTP register provides sticky bits to prevent over-writing the SIN, the KEY and/or the PIN. The protection afforded by the sticky bits in the OTP register is further augmented to prevent compromising the security provided by the pre-boot security controller 42 if a manufacturer maintains as confidential the index or sub-address value recorded in the ODI register that specifies the ODIP port index or sub-address.

The pre-boot security controller 42 permits limited access to the SIN, KEY, PIN, RD, and supervisor and user passwords through the ODIP. If one of these items has not already been recorded into the flash memory 56, then the pre-boot security controller 42 will accept a command to record a first value for that item. The pre-boot security controller 42 will verify a recorded value for any of these items by comparing a value supplied to the pre-boot security controller 42 via the SMBus interface 122 with the value recorded in the flash memory 56. Furthermore, if sticky bits have not been set in the OTP register for the ODIP, SIN, KEY and/or PIN, after successfully verifying one of these items any value recorded in the flash memory 56 for them may be erased and/or a new value

20

recorded. Also after verification, the RD and supervisor and user passwords may always be erased and/or a new value recorded. However, in performing these operations on values recorded in the flash memory 56, as described above a manufacturer either must first record the ODIP index or sub-address in the ODI register and then use that index or sub-address in accessing the security data, or must use the default value of 40h provided by the pre-boot security controller 42 when accessing such data.

Upon entry of a proper password into the security keypad 86, the pre-boot security controller 42 enters its application operating mode. When the pre-boot security controller 42 is in the application operating mode it responds to pressing any key 102 through 112 of the security keypad 86 by storing in the register block 142 data indicating which key 102 through 112 has been pressed, and by transmitting a SMBus alert, i.e. an interrupt, to the SMBus host 126. The computer program executed by the digital computer 22, after interrogating the pre-boot security controller 42 via the SMBus 124 to determine which key 102 through 112 has been pressed, may respond appropriately to that event. Specifically, it is envisioned that the computer program may be advantageously enabled to respond to pressing any of the keys 102 through 112 by initiating execution of a specific application computer program that has been associated with a specific key 102 through 112 by a user of the electronic device 20 prior to the key pressing event.

20

The register included in the register block 142 which stores the data that indicates which of the keys 102 through 112 has been pressed stores such data for only one of the keys 102 through 112. Subsequent pressings of any of the keys 102 through 112 after one key 102 through 112 has been pressed are ignored until the computer program executed by the digital computer 22, accessing the register block 142 via the SMBus 124, clears the register in the register block 142 which stores the key pressing data.

Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is purely illustrative and is not to be interpreted For example, while the present invention discloses as limiting. recording and subsequently entering user and supervisor passwords via the security keypad 86, technologies exist for recording and subsequently entering passwords in other ways such as biometric identification. Consequently, biometric identification techniques which utilize unique physical characteristics of individuals, for example finger print matching, palm print matching, handwriting matching, retinal scan matching, or voice matching, are all compatible with the present invention. Therefore, the present invention envisions a likelihood that the password input circuit 82 may be adapted to receive such biometric password data instead of a sequence of numbers entered through the security keypad 86. Analogously, the present invention also envsions the state machine

52 comparing biometric data received via the password input circuit 82 with biometric data previously obtained via the password input circuit 82 and recorded into the flash memory 56. Analogously, another type of digital logic circuit, such as a microprocessor or 5 a programmable embedded controller, could be included in the pre-boot security controller 42 instead of the preferred state machine 52. Consequently, without departing from the spirit and scope of the invention, various alterations, modifications, and/or alternative applications of the invention will, no doubt, be suggested to those skilled in the art after having read the Accordingly, it is intended that the preceding disclosure. following claims be interpreted as encompassing all alterations, modifications, or alternative applications as fall within the true spirit and scope of the invention.